

*A1
End*

14. A method for manufacturing a TFT array substrate according to claim 13 wherein a portion protruding beside the source line is removed from the second and first semiconductor layers under the source line through etching utilizing the source line as a mask.

Please add claims 15 and 16:

*A2
B2
C2
D2
E2
F2
G2
H2
I2
J2
K2
L2
M2
N2
O2
P2
Q2
R2
S2
T2
U2
V2
W2
X2
Y2
Z2*

15. A method for manufacturing a TFT array substrate according to Claim 14 wherein a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line.

*A2
B2
C2
D2
E2
F2
G2
H2
I2
J2
K2
L2
M2
N2
O2
P2
Q2
R2
S2
T2
U2
V2
W2
X2
Y2
Z2*

16. A method for manufacturing a TFT array substrate according to Claim 14 wherein a photoresist on a lower electrode pad at the end of the gate line is removed through a peripheral exposing step in which no mask is used, so that a part of the gate insulating film is removed by etching to expose the lower electrode pad at the end of the gate line.

REMARKS

The above amendments to the claims are made for the purpose of putting the claims into a form which complies with

Attorney Docket No. 542-007-4

requirements of U.S. practice, and to facilitate examination.

The amendment is in order and its entry is earnestly solicited.

卷之三

Attorney Docket No. 542-007-4

A "Version With Markings to Show Changes Made" is attached
with respect to the amendments to the claims made above.

Respectfully submitted,

Date: March 21, 2002

By SBL
Stephen B. Shear
Registration No. 28,116
Attorney for Applicant

WARE, FRESSOLA, VAN DER SLUYS
& ADOLPHSON LLP
Bradford Green, Building Five
755 Main Street, P.O. Box 224
Monroe, Connecticut 06468
Telephone No. (203) 261-1234
Facsimile No. (203) 261-5676

Customer No. 004955

2025 RELEASE UNDER E.O. 14176

Version With Markings to Show Changes Made

In the claims:

4. (Amended) A method for manufacturing a TFT array substrate [in which at least (a) a gate insulating film, (b) a semiconductor layer and (c) a metal layer are sequentially formed in this order of (a), (b) and (c), and using one resist pattern formed by a photolithography, a part of the metal layer is selectively removed, to form a source line, together with the semiconductor layer beside the source line,

wherein no passivation film is formed after the formation of the source line and the removal of the semiconductor layer beside the source line] according to claim 1 wherein a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line.

5. (Amended) A method for manufacturing a TFT array substrate in which as least (a) a gate insulating film, (b) a semiconductor layer and (c) a metal layer are sequentially formed in this order of (a), (b) and (c), and using one resist pattern formed by a photolithography, a part of the metal layer is selectively removed, to form a source line, together with the semiconductor layer beside the source line,

wherein no passivation film is formed after the formation of the source line and the removal of the semiconductor layer beside the source line [so that the source line and the semiconductor layer under the source line remain exposed, and

a portion protruding beside the source line is removed from the exposed semiconductor layer under the source line through etching utilizing the source line as a mask].

6. (Amended) A method for manufacturing a TFT array substrate according to Claim [1, 2, 3, 4 or] 5, wherein [a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line] the removal of the semiconductor layer beside the source line is accomplished such that the source line and the semiconductor layer under the source line remain exposed, and

a portion protruding beside the source line is removed from the exposed semiconductor layer under the source line through etching utilizing the source line as a mask.

7. (Amended) A method for manufacturing a TFT array substrate [in which at least (a) a gate insulating film, (b) a first semiconductor layer, (c) a second semiconductor layer and (d) a metal layer are sequentially formed in this order of (a), (b), and (c) and (d), and a resist pattern comprising a region in

which photoresist is removed, a region in which photoresist has a small thickness and a region in which photoresist has a great thickness is further formed by means of a photolithography,

wherein the metal layer, the second semiconductor layer and the first semiconductor layer are removed in the region in which photoresist is removed,

the metal layer and the second semiconductor layer are removed in the region in which photoresist has a small thickness,

and the metal layer, the second semiconductor layer and the first semiconductor layer are left remained in the region in which photoresist has a great thickness to form a source line with the metal layer left remained, and

wherein a region adjacent to the source line is the region in which photoresist has a small thickness, so that the metal layer and the second semiconductor layer are removed and the first semiconductor layer is left remained] according to Claim 5 wherein a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line.

8. (Amended) A method for manufacturing a TFT array substrate in which at least (a) a gate insulating film, (b) a first semiconductor layer, (c) a second semiconductor layer and (d) a metal layer are sequentially formed in this order of (a), (b), (c) and (d), and a resist pattern comprising a region in

which photoresist is removed, a region in which photoresist has a small thickness and a region in which photoresist has a great thickness is further formed by means of a photolithography,

wherein the metal layer, the second semiconductor layer and the first semiconductor layer are removed in the region in which photoresist is removed,

the metal layer and the second semiconductor layer are removed in the region in which photoresist has a small thickness,

and the metal layer, the second semiconductor layer and the first semiconductor layer are left remained in the region in which photoresist has a great thickness to form a source line with the metal layer left remained, and

wherein a region adjacent to the source line is the region in which photoresist has a small thickness, so that the metal layer and the second semiconductor layer are removed and the first semiconductor layer is left remained[, and

wherein a passivation film is formed after removal of the photoresist, a resist pattern to selectively remove the passivation film is formed on the passivation film, and using the resist pattern, the passivation film above the source line and the passivation film above the source line and the passivation film beside the source line are removed to, thereby, expose the second and first semiconductor layers under the source line].

9. (Amended) A method for manufacturing a TFT array

substrate according to Claim 8, wherein a [portion protruding beside the source line is removed from the exposed second and first semiconductor layers under the source line through etching utilizing the resist pattern to selectively remove the] passivation film [and/or the source line as a mask] is formed after removal of the photoresist, a resist pattern to selectively remove the passivation film is formed on the passivation film, and using the resist pattern, the passivation film above the source line and the passivation film beside the source line are removed to, thereby, expose the second and first semiconductor layers under the source line.

卷之三

10. (Amended) A method for manufacturing a TFT array substrate according to Claim 8, wherein a [portion protruding beside the source line is removed from the exposed second and first semiconductor layers under the source line through etching utilizing the selectively removed passivation film and/or the source line as a mask] ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line.

11. (Amended) A method for manufacturing a TFT array substrate [in which at least (a) a gate insulating film, (b) a first semiconductor layer, (c) a second semiconductor layer and

(d) a metal layer are sequentially formed in this order of (a), (b), (c) and (d), and a resist pattern comprising a region in which photoresist is removed, a region in which photoresist has a small thickness and a region in which photoresist has a great thickness is further formed by means of a photolithography,

wherein the metal layer, the second semiconductor layer and the first semiconductor layer are removed in the region in which photoresist is removed,

the metal layer and the second semiconductor layer are removed in the region in which photoresist has a small thickness,

and the metal layer, the second semiconductor layer and the first semiconductor layer are left remained in the region in which photoresist has a great thickness to form a source line with the metal layer left remained,

wherein a region adjacent to the source line is the region in which photoresist has a small thickness, so that the metal layer and the second semiconductor layer are removed and the first semiconductor layer is left remained, and

wherein no passivation film is formed after removal of the resist pattern] according to claim 9 wherein a portion protruding beside the source line is removed from the exposed second and first semiconductor layers under the source line through etching utilizing the resist pattern to selectively remove the passivation film and/or the source line as a mask.

12. (Amended) A method for manufacturing a TFT array substrate [in which at least (a) a gate insulating film, (b) a first semiconductor layer, (c) a second semiconductor layer and (d) a metal layer are sequentially formed in this order of (a), (b), (c) and (d), and a resist pattern comprising a region in which photoresist is removed, a region in which photoresist has a small thickness and a region in which photoresist has a great thickness is further formed by means of a photolithography,

wherein the metal layer, the second semiconductor layer and the first semiconductor layer are removed in the region in which photoresist is removed,

the metal layer and the second semiconductor layer are removed in the region in which photoresist has a small thickness,

and the metal layer, the second semiconductor layer and the first semiconductor layer are left remained in the region in which photoresist has a great thickness to form a source line with the metal layer left remained,

wherein a region adjacent to the source line is the region in which photoresist has a small thickness, so that the metal layer and the second semiconductor layer are removed and the first semiconductor layer is left remained, and

wherein no passivation film is formed after removal of the resist pattern, and a portion protruding beside the source line is removed from the second and first semiconductor layers under the source line through etching utilizing the source line as a

mask] according to Claim 9 wherein a portion protruding beside the source line is removed from the exposed second and first semiconductor layers under the source line through etching utilizing the selectively removed passivation film and/or the source line as a mask.

13. (Amended) A method for manufacturing a TFT array substrate [according to Claim 7, 8, 9, 10, 11 or 12, wherein a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line] in which at least (a) a gate insulating film, (b) a first semiconductor layer, (c) a second semiconductor layer and (d) a metal layer are sequentially formed in this order of (a), (b), (c) and (d), and a resist pattern comprising a region in which photoresist is removed, a region in which photoresist has a small thickness and a region in which photoresist has a great thickness is further formed by means of a photolithography,

wherein the metal layer, the second semiconductor layer and the first semiconductor layer are removed in the region in which photoresist is removed,

the metal layer and the second semiconductor layer are removed in the region in which photoresist has a small thickness, and the metal layer, the second semiconductor layer and the first semiconductor layer are left remained in the region in

which photoresist has a great thickness to form a source line with the metal layer left remained,

wherein a region adjacent to the source line is the region in which photoresist has a small thickness, so that the metal layer and the second semiconductor layer are removed and the first semiconductor layer is left remained, and

wherein no passivation film is formed after removal of the resist pattern.

14. (Amended) A method for manufacturing a TFT array substrate according to Claim [13]12, wherein a [photoresist on a lower electrode pad at the end of the gate line is removed through a peripheral exposing step in which no mask is used, so that a part of the gate insulating film is removed by etching to expose the lower electrode pad at the end of the gate line] portion protruding beside the source line is removed from the second and first semiconductor layers under the source line through etching utilizing the source line as a mask.

Please add the following claims:

15. A method for manufacturing a TFT array substrate according to Claim 14 wherein a ITO film is further formed, and through patterning to selectively remove the ITO film, the ITO film on the source line is left to form the ITO film covering the source line.

16. A method for manufacturing a TFT array substrate according to Claim 14 wherein a photoresist on a lower electrode pad at the end of the gate line is removed through a peripheral exposing step in which no mask is used, so that a part of the gate insulating film is removed by etching to expose the lower electrode pad at the end of the gate line.

2010 RELEASE UNDER E.O. 14176